Page 234 - Zusammengefügt

+2 inverted switch DIRECTION
24 K3 configuration 6 0 – 6 see Annex 1

25 K4 address high 0 1 - 2048 Switch address which is confirmed or
26 K4 address deep 4 switched (depending on configuration)
27 K4 time delay 0 0 – 255 Message delay / delay switch
28 K4 inversion 0 0/1 0 = normale
+1 inverted switch INPUT
+2 inverted switch DIRECTION
29 K4 configuration 6 0 – 6 see Annex 1
30 current detection for L1 5 0 – 255 1 mA per value
31 current detection for L2 5 0 – 255 1 mA per value
32 current detection for L3 5 0 – 255 1 mA per value
33 current detection for L4 5 0 – 255 1 mA per value

34 current hysterese 0 0 – 255 1 mA per value
35 S88 Reset-Counter 16 0 – 255 S88 Adjust timing (0 = normal, 16 =
digikeijs) Adjust value if wrong position in
S88 system count

36 L1 address high 0 1 - 2048 Switch address which is confirmed or
37 L1 address tief 5 switched (depending on configuration)
38 L2 address hoch 0 1 - 2048 Switch address which is confirmed or
39 L2 address tief 6 switched (depending on configuration)
40 L3 address hoch 0 1 - 2048 Switch address which is confirmed or
41 L3 address tief 7 switched (depending on configuration)
42 L4 address hoch 0 1 - 2048 Switch address which is confirmed or
43 L4 address tief 8 switched (depending on configuration)

44 POM address high 4 1 – 2048 POM programming address for switch mode
45 POM address low 0 (Standard = 2048)

20 RBM